Por favor, use este identificador para citar o enlazar este ítem: http://bibdigital.epn.edu.ec/handle/15000/3705
Título : All digital timing recovery and FPGA implementation
Autor : Arévalo Bermeo, Germán Vicente
Cárdenas López, Daniel Felipe
Palabras clave : DSP
INTERFACES (COMPUTADORES)
Fecha de publicación : nov-2010
Resumen : Clock and data recovery CDR is an important subsystem of every communication device since the receiver must recover the exact transmitter’s clock information usually coded into the incoming stream. Some analogue techniques for CDR have been developed based on PLL theory employing an external VCO. However, sometimes external components could be cumbersome when interfacing them with the digital core (FPGA, DSP) already present in the device. Thus, the digital core is also used to carry out the timing recovery task by all-digital techniques i.e. without an external VCO. This article will describe an all-digital timing recovery subsystem using digital techniques implemented on a FPGA
URI : http://bibdigital.epn.edu.ec/handle/15000/3705
Aparece en las colecciones: Jornadas de Ingeniería Eléctrica y Electrónica (FIEE)

Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
2010AJIEE-40.pdf165,97 kBAdobe PDFVisualizar/Abrir


Este ítem está protegido por copyright original



Los ítems de DSpace están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.